


N-Channel Enhancement Mode Field Effect Transistor


PRELIMINARY

FEATURES

- 200V, 50A, $R_{DS(ON)} = 23\text{ m}\Omega$ @ $V_{GS} = 10\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$
- High power and current handling capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- Surface mount Package.



P-PAK 5X6



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Limit | Units |
|--|--------------------------|------------|------------------|
| Drain-Source Voltage | V_{DS} | 200 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Drain Current-Continuous | $I_D @ R_{\theta JC}$ | 50 | A |
| | $I_D @ R_{\theta JA}$ | 13 | A |
| Drain Current-Pulsed ^a | $I_{DM} @ R_{\theta JC}$ | 200 | A |
| | $I_{DM} @ R_{\theta JA}$ | 52 | A |
| Maximum Power Dissipation | P_D | 96 | W |
| Single Pulsed Avalanche Energy ^d | E_{AS} | 242 | mJ |
| Single Pulsed Avalanche Current ^d | I_{AS} | 22 | A |
| Operating and Store Temperature Range | T_J, T_{stg} | -55 to 150 | $^\circ\text{C}$ |

Thermal Characteristics

| Parameter | Symbol | Limit | Units |
|---|-----------------|-------|--------------------|
| Thermal Resistance, Junction-to-Case | $R_{\theta JC}$ | 1.3 | $^\circ\text{C/W}$ |
| Thermal Resistance, Junction-to-Ambient | $R_{\theta JA}$ | 20 | $^\circ\text{C/W}$ |

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|---|--------------|--|-----|------|------|-----------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{GS} = 0V, I_D = 250\mu A$ | 200 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{DS} = 200V, V_{GS} = 0V$ | | | 1 | μA |
| Gate Body Leakage Current, Forward | I_{GSSF} | $V_{GS} = 20V, V_{DS} = 0V$ | | | 100 | nA |
| Gate Body Leakage Current, Reverse | I_{GSSR} | $V_{GS} = -20V, V_{DS} = 0V$ | | | -100 | nA |
| On Characteristics^b | | | | | | |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{GS} = V_{DS}, I_D = 250\mu A$ | 2.5 | | 4.5 | V |
| Static Drain-Source On-Resistance | $R_{DS(on)}$ | $V_{GS} = 10V, I_D = 30A$ | | 19 | 23 | $m\Omega$ |
| Gate input resistance | R_g | f=1MHz, open Drain | | 2.3 | | Ω |
| Dynamic Characteristics^c | | | | | | |
| Input Capacitance | C_{iss} | $V_{DS} = 100V, V_{GS} = 0V,$ $f = 1.0 \text{ MHz}$ | | 3560 | 7120 | pF |
| Output Capacitance | C_{oss} | | | 225 | | pF |
| Reverse Transfer Capacitance | C_{riss} | | | 34 | | pF |
| Switching Characteristics^c | | | | | | |
| Turn-On Delay Time | $t_{d(on)}$ | $V_{DD} = 100V, I_D = 10A,$ $V_{GS} = 10V, R_{GEN} = 1.6\Omega$ | | 13 | 19 | ns |
| Turn-On Rise Time | t_r | | | 6 | 9 | ns |
| Turn-Off Delay Time | $t_{d(off)}$ | | | 29 | 43 | ns |
| Turn-Off Fall Time | t_f | | | 7 | 10 | ns |
| Total Gate Charge | Q_g | $V_{DS} = 100V, I_D = 10A,$ $V_{GS} = 10V$ | | 44 | | nC |
| Gate-Source Charge | Q_{gs} | | | 13 | | nC |
| Gate-Drain Charge | Q_{gd} | | | 15 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| Drain-Source Diode Forward Current | I_S | | | | 50 | A |
| Drain-Source Diode Forward Voltage ^b | V_{SD} | $V_{GS} = 0V, I_S = 10A$ | | | 1.2 | V |
| Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Pulse Test : Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$. c.Guaranteed by design, not subject to production testing. d.L = 1mH, $I_{AS} = 22A, V_{DD} = 25V, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$. | | | | | | |




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms






Figure 12. Normalized Thermal Transient Impedance Curve

P-PAK5X6 產品外觀尺寸圖 (Product Outline Dimension)

SINGLE PAD 尺寸圖



RECOMMENDED LAND PATTERN



| SYMBOLS | MILLIMETERS | | INCHES | |
|---------|-------------|-------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 0.800 | 1.170 | 0.031 | 0.046 |
| b | 0.340 | 0.490 | 0.013 | 0.019 |
| c | 0.20 | 0.34 | 0.008 | 0.013 |
| D | 4.800 | 5.100 | 0.009 | 0.011 |
| D1 | 3.800 | 4.200 | 0.150 | 0.165 |
| D2 | 3.180 | 3.78 | 0.125 | 0.149 |
| D3 | 0.150 | 0.360 | 0.006 | 0.142 |
| E | 5.650 | 5.900 | 0.222 | 0.232 |
| e | 1.270 TYP | | 0.050 TYP | |
| H | 5.900 | 6.150 | 0.232 | 0.242 |
| L1 | 0.050 | 0.250 | 0.002 | 0.010 |
| L2 | 0.380 | 0.620 | 0.015 | 0.024 |
| L3 | 0.380 | 0.75 | 0.015 | 0.030 |